Go to the source code of this file.
◆ __VIRegs
| #define __VIRegs ((volatile u16 *)0xCC002000) |
◆ __PIRegs
| #define __PIRegs ((volatile u32 *)0xCC003000) |
◆ __MEMRegs
| #define __MEMRegs ((volatile u16 *)0xCC004000) |
◆ __DSPRegs
| #define __DSPRegs ((volatile u16 *)0xCC005000) |
◆ __DIRegs
| #define __DIRegs ((volatile u32 *)0xCC006000) |
◆ __SIRegs
| #define __SIRegs ((volatile u32 *)0xCC006400) |
◆ __EXIRegs
| #define __EXIRegs ((volatile u32 *)0xCC006800) |
◆ __AIRegs
| #define __AIRegs ((volatile u32 *)0xCC006C00) |
◆ VI_VERT_TIMING
| #define VI_VERT_TIMING (0) |
◆ VI_DISP_CONFIG
| #define VI_DISP_CONFIG (1) |
◆ VI_HORIZ_TIMING_0L
| #define VI_HORIZ_TIMING_0L (2) |
◆ VI_HORIZ_TIMING_0U
| #define VI_HORIZ_TIMING_0U (3) |
◆ VI_HORIZ_TIMING_1L
| #define VI_HORIZ_TIMING_1L (4) |
◆ VI_HORIZ_TIMING_1U
| #define VI_HORIZ_TIMING_1U (5) |
◆ VI_VERT_TIMING_ODD
| #define VI_VERT_TIMING_ODD (6) |
◆ VI_VERT_TIMING_ODD_U
| #define VI_VERT_TIMING_ODD_U (7) |
◆ VI_VERT_TIMING_EVEN
| #define VI_VERT_TIMING_EVEN (8) |
◆ VI_VERT_TIMING_EVEN_U
| #define VI_VERT_TIMING_EVEN_U (9) |
◆ VI_BBI_ODD
◆ VI_BBI_ODD_U
| #define VI_BBI_ODD_U (11) |
◆ VI_BBI_EVEN
◆ VI_BBI_EVEN_U
| #define VI_BBI_EVEN_U (13) |
◆ VI_TOP_FIELD_BASE_LEFT
| #define VI_TOP_FIELD_BASE_LEFT (14) |
◆ VI_TOP_FIELD_BASE_LEFT_U
| #define VI_TOP_FIELD_BASE_LEFT_U (15) |
◆ VI_TOP_FIELD_BASE_RIGHT
| #define VI_TOP_FIELD_BASE_RIGHT (16) |
◆ VI_TOP_FIELD_BASE_RIGHT_U
| #define VI_TOP_FIELD_BASE_RIGHT_U (17) |
◆ VI_BTTM_FIELD_BASE_LEFT
| #define VI_BTTM_FIELD_BASE_LEFT (18) |
◆ VI_BTTM_FIELD_BASE_LEFT_U
| #define VI_BTTM_FIELD_BASE_LEFT_U (19) |
◆ VI_BTTM_FIELD_BASE_RIGHT
| #define VI_BTTM_FIELD_BASE_RIGHT (20) |
◆ VI_BTTM_FIELD_BASE_RIGHT_U
| #define VI_BTTM_FIELD_BASE_RIGHT_U (21) |
◆ VI_VERT_COUNT
| #define VI_VERT_COUNT (22) |
◆ VI_HORIZ_COUNT
| #define VI_HORIZ_COUNT (23) |
◆ VI_DISP_INT_0
| #define VI_DISP_INT_0 (24) |
◆ VI_DISP_INT_0U
| #define VI_DISP_INT_0U (25) |
◆ VI_DISP_INT_1
| #define VI_DISP_INT_1 (26) |
◆ VI_DISP_INT_1U
| #define VI_DISP_INT_1U (27) |
◆ VI_DISP_INT_2
| #define VI_DISP_INT_2 (28) |
◆ VI_DISP_INT_2U
| #define VI_DISP_INT_2U (29) |
◆ VI_DISP_INT_3
| #define VI_DISP_INT_3 (30) |
◆ VI_DISP_INT_3U
| #define VI_DISP_INT_3U (31) |
◆ VI_HSW
◆ VI_HSR
◆ VI_FCT_0
◆ VI_FCT_0U
◆ VI_FCT_1
◆ VI_FCT_1U
◆ VI_FCT_2
◆ VI_FCT_2U
◆ VI_FCT_3
◆ VI_FCT_3U
◆ VI_FCT_4
◆ VI_FCT_4U
◆ VI_FCT_5
◆ VI_FCT_5U
◆ VI_FCT_6
◆ VI_FCT_6U
◆ VI_CLOCK_SEL
| #define VI_CLOCK_SEL (54) |
◆ VI_DTV_STAT
◆ VI_WIDTH
◆ DSP_MAILBOX_IN_HI
| #define DSP_MAILBOX_IN_HI (0) |
◆ DSP_MAILBOX_IN_LO
| #define DSP_MAILBOX_IN_LO (1) |
◆ DSP_MAILBOX_OUT_HI
| #define DSP_MAILBOX_OUT_HI (2) |
◆ DSP_MAILBOX_OUT_LO
| #define DSP_MAILBOX_OUT_LO (3) |
◆ DSP_CONTROL_STATUS
| #define DSP_CONTROL_STATUS (5) |
◆ DSP_ARAM_SIZE
| #define DSP_ARAM_SIZE (9) |
◆ DSP_ARAM_MODE
| #define DSP_ARAM_MODE (11) |
◆ DSP_ARAM_REFRESH
| #define DSP_ARAM_REFRESH (13) |
◆ DSP_ARAM_DMA_MM_HI
| #define DSP_ARAM_DMA_MM_HI (16) |
◆ DSP_ARAM_DMA_MM_LO
| #define DSP_ARAM_DMA_MM_LO (17) |
◆ DSP_ARAM_DMA_ARAM_HI
| #define DSP_ARAM_DMA_ARAM_HI (18) |
◆ DSP_ARAM_DMA_ARAM_LO
| #define DSP_ARAM_DMA_ARAM_LO (19) |
◆ DSP_ARAM_DMA_SIZE_HI
| #define DSP_ARAM_DMA_SIZE_HI (20) |
◆ DSP_ARAM_DMA_SIZE_LO
| #define DSP_ARAM_DMA_SIZE_LO (21) |
◆ DSP_DMA_START_HI
| #define DSP_DMA_START_HI (24) |
◆ DSP_DMA_START_LO
| #define DSP_DMA_START_LO (25) |
◆ DSP_DMA_CONTROL_LEN
| #define DSP_DMA_CONTROL_LEN (27) |
◆ DSP_DMA_BYTES_LEFT
| #define DSP_DMA_BYTES_LEFT (29) |
◆ DSP_DMA_START_FLAG
| #define DSP_DMA_START_FLAG (0x8000) |